

### Introduction to GPU programming

Dr. Ezhilmathi Krishnasamy Parallel Computing and Optimization Group (PCOG), University of Luxembourg (UL), Luxembourg



#### What we are going to discuss

- ▶ GPU and CPU architecture overview and comparison
  - streaming multiprocessors, memory hierarchy, threads blocks, etc,.
- CUDA programming model
  - programming structure, thread hierarchy, device call, etc,.
- Memory management
  - unified memory, explicit memory copy, etc,.
- Examples in numerical linear algebra
  - vector multiplication, vector addition, etc,.
- ► A quick demo session with some examples



### Motivation: Why we need supercomputers

 Powerful computers will help to unlock the secrets in science and engineering

- Astrophysics
- CFD:turbulence
- Bioinformatics
- Material science





### Motivation: Why we need supercomputers

- We need to do lots of arithmetic computation in science & engineering and artificial intelligence
- For example, in science and engineering, problems are defined by partial differential equations (PDEs)
- PDEs are converted into a system of equations by using numerical methods (e.g., finite difference and finite element methods), where we need to find the values for the unknown variables
- Similarly, in artificial intelligence, we end up solving matrices and vectors





#### Important differences between CPU and GPU

- GPU has many cores compared to CPU
- But on the other hand, the CPU's frequency is higher than the GPU. That makes the CPU faster in computing compared to GPU
  - Intel(® Core<sup>TM</sup> i7-10700K Processor base frequency is 3.80 GHz, whereas, Nvidia Ampere has 0.765 GHz
- However, GPU can handle many threads in parallel, which can process many data in parallel
- In the GPU, cores are grouped into GPU Processing Clusters (GPCs), and each GPCs has its own Streaming Multiprocessors (SMs) and Texture Processor Clusters (TPCs)
- Nvidia (microarchitecture): Tesla (2006), Fermi (2010), Kepler (2012), Maxwell (2014), Pascal (2016), Volta (2017), Turing (2018), and Ampere (2020)
- Video Link: Mythbusters Demo GPU versus CPU







- Serial programming:
  - An entire problem can be divided in to discrete series of instructions
  - All the instructions are executed one by one
  - Executed by single thread or processor
  - Only one instruction can be executed at the same time
- Parallel programming
  - An entire problem can be divided into discrete parts such way that it can be solved concurrently
  - Each part may have set of instructions
  - Each parts instructions are executed on different thread/processor
  - Since it is a parallel execution, a target problem needs to be controlled/coordinated
- ▶ CPU, GPU, and other parallel processor can perform the parallel computing

### Serial programming vs. parallel programming





- Computer architecture is characterized by 4 according to Flynn's taxonomy
  - Single instruction stream, single data stream (SISD)
  - Single instruction stream, multiple data streams (SIMD)
  - Multiple instruction streams, single data stream (MISD)
  - Multiple instruction streams, multiple data streams (MIMD)
- GPUs are based on Single Instruction Multiple Threads (SIMT)





- Ampere GPU had seven GPCs, 42 TPCs, and 84 SMs.
- Volta GPU has six GPCs, each GPC has a seven TPCs (each including two SMs), and 14 SMs.
- Each SMs has L1 cache (up to 128 KB) and L2 (up to 6144 KB) cache is shared between the GPCs.
- RT (Ray Tracing) cores dedicated to do the ray-tracing rendering math computation.
- Tensor Cores: provides the speedups for AI neural network training computation.
- Programmable Shading Cores, which has a CUDA cores.







- SIMT enables programmers to achieve thread-level parallelism in streaming multiprocessors (SMs)
- The multiprocessor occupancy is the ratio of active warps to the maximum number of warps supported on the GPU's multiprocessor
- SMs in the GPU are based on the scalable array multi-thread, which allows grid and thread blocks of 1D, 2D, and 3D data
- Programmers can write the grid and block size to create a thread when executing the device kernel; this thread block is typically called a cooperative thread array (CTA)
- A parallel execution is happening in the SMs via warps and one warp contains 32 threads





### Usage of compute capabilities in different Nvidia GPU architecture

Compute capability (flag)	Architecture support
	Basic features
cm 35 and $cm$ 37	+ Kepler support
sm_ss, and sm_sr	+ Unified memory programming
	+ Dynamic parallelism support
sm_50, sm_52 and sm_53	+ Maxwell support
sm_60, sm_61, and sm_62	+ Pascal support
sm_70 and sm_72	+ Volta support
sm_75	+ Turing support
sm_80, sm_86 and sm_87	+ NVIDIA Ampere GPU architecture support



- Threads are organized within a Grids and Blocks. These Grids and Blocks can be in 1D, 2D or 3D. And these are declared as *dim3*
- Example: 2D grid and thread block dim3 Grid(3, 2, 1); # two dimentional grid dim3 Block(4, 3, 1); # two dimentinal thread block
- Example: 1D grid and thread block dim3 Grid(4096, 1, 1); # one dimentional grid dim3 Block(256, 1, 1); # one dimentional thread block
- Example: calling thread block in the main program

Hello\_world(); # calling c function
Hello\_world<<<Grid, Block>>(); calling cuda device function





- Dimension variables:
  - gridDim specifies the number of blocks in the grid
  - blockDim specifies the number of threads in each block
- Index variables:
  - blockIdx gives the index of the block in the grid
  - threadIdx gives the index of the thread within the block



- cudaMalloc() allocates device memory
- cudaMemcpy() transfers data to or from a device
- cudaFree() frees device memory that is no longer in use
- \_\_syncthreads() synchronizes threads within a block
- cudaDeviceSynchronize() effectively synchronizes all threads in a grid
- cudaMallocManaged() for allocating unified memory



### Major comparison between Turing vs. Ampere

Graphics Card	GeForce RTX 2080 Founders Edition	GeForce RTX 3080 10GB Founders Edition	
GPU Codename	TU104	GA102	
GPU Architecture	Nvidia Turing	Nvidia Ampere	
GPCs	6	6	
TPCs	23	34	
SMs	46	68	
CUDA Cores / SM	64	128	
CUDA Cores / GPU	2944	8704	
Tensor Cores / SM	8 (2nd Gen)	4 (3rd Gen)	
Tensor Cores / GPU	368	272 (3rd Gen)	
RT cores	46 (1st Gen)	68 (2nd Gen)	

Source:Nvidia Ampere



#### Compute capabilities for latest Nvidia GPUs

Data Center GPU	Nvidia V100	Nvidia A100	Nvidia H100
GPU architecture	Nvidia Volta	Nvidia Ampere	Nvidia Hopper
Compute Capability	7	8	9
Thread / Warp	32	32	32
Max Warps / SM	64	64	64
Max Threads / SM	2048	2048	2048
Max Thread Blocks (CTAs) / SM	32	32	32
Max Threads Blocks / Thread Block Clusters	NA	NA	NA
Max 32-bit Registers / SM	65536	65536	65536
Max Registers / Thread Block	65536	65536	65536
Max Registers / Thread	255	255	255
Max Thread Block Size (#of threads)	1024	1024	1024
FP32 Cores / SM	64	64	64
Ratio of SM Registers to FP32 Cores	1024	1024	1024
Shared Memory Size / SM	Configurable	Configurable	Configurable
Shared Memory Size / SiM	up to 96 KB	up to 164 KB	up to 228 KB

Source:Nvidia H100

### CUDA function qualifiers and variable memory space specifiers

Qualifier	Description
davica	These functions are executed only
device	from the device and callable only from device
	These functions are executed from the device,
global	and it can be callable from the host and
	device (only for compute capabilities 3.2 or higher)
host	These functions are executed from a host,
110St	and callable only from the host
noninline	Compiler directives instruct the functions
forceinline	to be inline or not inline

Variable	Memory	Scope	Lifetime
device	Global	Grid (entire grid of thread blocks)	Application
constant	Constant	Grid (entire grid of thread blocks)	Application
shared	Shared	Block (within a thread block)	Block



- Run a part or entire application on the GPU
- Call cuda\_function on device
- It should be called using function qualifier \_\_global\_\_
- Calling the device function on the main program:
  - C/C++ example, c\_function()
  - CUDA example, cuda\_function <<<1,1>>>>() (just using 1 thread)
- specify the threads blocks within the bracket
- Make sure to synchronize the threads
  - \_\_syncthreads(); synchronizes all the threads within a thread block
  - CudaDeviceSynchronize(); synchronizes a kernel call in host
- Most of the CUDA API are synchronized call by default (but sometimes it is good to call explicit synchronized call to avoid error in the computation)

```
// hello-world.c
#include <stdio.h>
void c_function()
{
    printf("Hello World!\n");
}
int main()
{
    c_function();
    return 0;
}
```

```
// hello-world.cu
#include <stdio.h>
global__void cuda_function()
{
    printf("Hello World from GPU!\n");
    __syncthreads(); // to synchronize all threads
}
int main()
{
    cuda_function<<<1,1>>>();
    cudaDeviceSynchronize(); // to synchronize device call
    return 0;
}
```



{

}

a[i] = 1.0f; b[i] = 2.0f;

Memory allocation on both CPU and GPU.

// Initialize the memory on the host float *a, *b, *out;
<pre>// Allocate host memory a = (float*)malloc(sizeof(float) * N); b = (float*)malloc(sizeof(float) * N); out = (float*)malloc(sizeof(float) * N);</pre>
<pre>// Initialize the memory on the device float *d_a, *d_b, *d_out;</pre>
<pre>// Allocate device memory cudaMalloc((void**)&amp;d_a, sizeof(float) * N); cudaMalloc((void**)&amp;d_b, sizeof(float) * N); cudaMalloc((void**)&amp;d_out, sizeof(float) * N);</pre>
Fill values for host vectors a and b
<pre>// Initialize host arrays for(int i = 0; i &lt; N; i++)</pre>

```
=
```

A	3	6	2	0	-2	
+						
В	2	3	1	1	2	
=						
С	5	9	3	1	0	



#### Transfer initialized value from CPU to GPU

```
// Transfer data from host to device memory
cudaMemcpy(d_a, a, sizeof(float) * N, cudaMemcpyHostToDevice);
cudaMemcpy(d b, b, sizeof(float) * N, cudaMemcpyHostToDevice);
```

#### Creating a 2D thread block

```
// Thread organization
dim3 dimGrid(1, 1, 1);
dim3 dimBlock(8, 8, 1);
```

#### Calling the kernel function

```
// execute the CUDA kernel function
vector_add<<<dimGrid, dimBlock>>>(d_a, d_b, d_out, N);
```

#### Copy back computed value from GPU to CPU

```
// Transfer data back to host memory
cudaMemcpy(out, d_out, sizeof(float) * N, cudaMemcpyDeviceToHost);
```



#### Vector addition

```
Vector addition function call
// GPU function that adds two vectors
__global__ void vector_add(float *a, float *b,
__float *out, int n)
{
```

```
int i = blockIdx.x * blockDim.x * blockDim.y +
threadIdx.y * blockDim.x + threadIdx.x;
// Allow the threads only within the size of N
if(i < n)
{
    out[i] = a[i] + b[i];
}
// Synchronice all the threads</pre>
```

```
_____syncthreads();
```

}

#### Release the host and device memory

```
// Deallocate device memory
cudaFree(d_a);
cudaFree(d_b);
cudaFree(d_out);
// Deallocate host memory
free(a);
```

```
free(b);
free(out);
```

```
Source:Vector-Addition.cu
```



```
Matrix multiplication function in C/C++
```

```
float * matrix mul(float *h a, float *h b, float *h c, int width)
  for(int row = 0; row < width ; ++row)</pre>
      for(int col = 0: col < width : ++col)</pre>
          float single entry = 0;
          for(int i = 0; i < width ; ++i)</pre>
            1
               single entry += h a[row*width+i] * h b[i*width+col];
            }
          h c[row*width+col] = single entry;
        3
    3
  return h c;
```

Matrix multiplication function in CUDA

```
global void matrix mul(float* d a, float* d b,
                          float* d c, int width)
 int row = blockIdx.x * blockDim.x + threadIdx.x;
 int col = blockIdx.y * blockDim.y + threadIdx.y;
```

```
if ((row < width) && (col < width))</pre>
  ł
```

{

```
float single entry = 0:
// each thread computes one
// element of the block sub-matrix
for (int i = 0; i < width; ++i)</pre>
    single entry += d a[row*width+i]*d b[i*width+col];
  3
d c[row*width+col] = single entry;
```

Source:Matrix-Multiplication.cu



 Allocating the CPU and GPU memory for A,B, and C matrix

// Initialize the memory on the host
float \*a, \*b, \*c;

// Allocate host memory

- a = (float\*)malloc(sizeof(float) \* (N\*N));
- b = (float\*)malloc(sizeof(float) \* (N\*N));
- c = (float\*)malloc(sizeof(float) \* (N\*N));

// Initialize the memory on the device
float \*d\_a, \*d\_b, \*d\_c;

// Allocate device memory
cudaMalloc((void\*\*)&d\_a, sizeof(float) \* (N\*N));
cudaMalloc((void\*\*)&d\_b, sizeof(float) \* (N\*N));
cudaMalloc((void\*\*)&d\_c, sizeof(float) \* (N\*N));

 Transfer initialized A and B matrix from CPU to GPU

// Transfer data from host to device memory
cudaMemcpy(d\_a, a, sizeof(float) \* (N\*N), cudaMemcpyHostToDevice);
cudaMemcpy(d\_b, b, sizeof(float) \* (N\*N), cudaMemcpyHostToDevice);

2D thread block for indexing x and y

// Thread organization
int blockSize = 32;
dim3 dimBlock(blockSize,blockSize,1);
dim3 dimFlock(blockSize),ceil(N/float(blockSize)),1);





#### Without unified memory

- Allocate the host memory
- Allocate the device memory
- Initialize the host value
- Transfer the host value to device memory location
- Do the computation using the CUDA kernel
- Transfer the data from the device to host
- Free device memory
- Free host memory

#### With unified memory

- Allocate the host memory
- Allocate the device memory
- Initialize the host value
- Transfer the host value to device memory location
- Do the computation using the CUDA kernel
- Transfer the data from the device to host
- Free device memory
- Free host memory



#### With unified memory concept





#### Use cudaMallocManaged()

```
/*
// Initialize the memory on the host
float *a, *b, *out;
// Allocate host memory
a = (float*)malloc(sizeof(float) * N);
b = (float*)malloc(sizeof(float) * N);
out = (float*)malloc(sizeof(float) * N);
*/
// Initialize the memory on the device
float *d_a, *d_b, *d_out;
// Allocate device memory
cudaMallocManaged(6d_a, sizeof(float) * N);
cudaMallocManaged(6d_out, sizeof(float) * N);
cudaMallocManaged(6d_out, sizeof(float) * N);
```

Do not forget to call cudaDeviceSynchronize() after a kernel call



Thank you

If you any question or research collaboration, please contact ezhilmathi.krishnasamy@uni.lu

If you interested to learn more about CUDA and OpenACC programming, please refer to PRACE MOOC: GPU Programming for Scientific Computing and Beyond (given by Prof. Pacal Bouvry and Dr. Ezhilmathi Krishnasamy)

# Workshop - Programming on Accelerators





JÜBİTAN

ULAKBİM





# EURO

Dr. Özcan DÜLGER Computer Engineering, Middle East Technical University Computer Engineering, Artvin Coruh University

23 May 2022



ORTA DOĞU TEKNİK ÜNİVERSİTESİ MIDDLE EAST TECHNICAL UNIVERSITY

Ozcan Dulger, NCC Turkey



### Contents:

- Memory Coalesced Access to Global Memory
- Device Occupancy and SM Efficiency
- Warp Divergence

Ozcan Dulger, NCC Turkey



### Tesla K40 Board

Property	Value	Property	Value
Architecture	Kepler	Global Memory	11520 MB
Number of SMX	15	Shared Memory	49152 Byte
CUDA Core	2880	L2 Cache	1572864 Byte
Core Clock	745 MHz	Segment Size	128 Byte
Max. Thread / SMX	2048	Warp Size	32
Max. Thread / Block	1024	Max. Block / SMX	16

Ozcan Dulger, NCC Turkey



### Memory Coalesced Access:

- Reading from or writing to global memory performs segment by segment
- The threads in a warp are physically related to each other. That means a warp completes its instruction when all the threads in the warp complete the instruction
- In global memory operations, if the threads in the warp access to the different segments of the global memory, the operations become serial

Ozcan Dulger, NCC Turkey



### **Non-Coalesced Access**

**Global Memory** 



Workshop - Programming on Accelerators

Ozcan Dulger, NCC Turkey





warp1warp2Last warpWorkshop - Programming on Accelerators6



EUR

51)

```
1 global void full coalesced access(float *A, float *B, float *C)
2 {
      unsigned int tid = blockDim.x*blockIdx.x+threadIdx.x;//Global thread id
3
4
      for(int i=0;i<100;i++)</pre>
5
6
           C[tid] = A[tid] + B[tid];//Vector addition
7
                                                                                                                                               EURC
8 }
9
10 global void non coalesced access(float *A, float *B, float *C, curandInitializer RNGs, unsigned int NP)
11 \{
12
      unsigned int tid = blockDim.x*blockIdx.x+threadIdx.x;//Global thread id
13
14
      curandState t state;// State of the generator
15
      RNGs.load(state,tid);// Loading the state
      unsigned int index,i;
16
17
18
      for(i=0;i<100;i++)</pre>
19
20
           index = curand(&state)/NP;// Generate a random number between 0 and size-1
21
           C[tid] = A[index] + B[index];//Vector addition
22
23 }
                                                                   Metrics:
24
                                                                   gld transactions: Number of global memory load transactions
25 int main(int argc, char **argv)
                                                                   gld transactions per request: Average number of global memory load transactions
26 {
27
      unsigned int data size \pm 32768;//Data size
                                                                   performed for each global memory load
      float *A host, *B host, *C host;//Host Arrays
28
              Exec. Time of 'full coalesced access' kernel = 0.000113152
Exec. Time of 'non coalesced access' kernel = 0.00168758
Speed Up = 14.9143\overline{X}
==1430== Profiling result:
==1430== Metric result:
                                                                    Metric Description
Invocations
                                     Metric Name
                                                                                            Min
                                                                                                       Max
                                                                                                                  Avg
Device "Tesla K40c (0)"
      Kernel: full coalesced access(float*, float*, float*)
        1
                                gld transactions
                                                               Global Load Transactions
                                                                                         204800
                                                                                                    204800
                                                                                                               204800
                                                                                                              1.000000
                                                                                        1.000000
                                                                                                  1.000000
                     gld transactions per request
                                                    Global Load Transactions Per Request
      Kernel: non coalesced access(float*, float*, float*, curandInitializer, unsigned int)
                                gld transactions
                                                               Global Load Transactions
                                                                                        6461956
                                                                                                   6461956
                                                                                                              6461956
                                                    Global Load Transactions Per Request
                                                                                       30.633514
                                                                                                 30.633514
                                                                                                            30.633514
                     gld transactions per request
                                                      Workshop - Programming on Accelerators
            23.05.2022
```

```
global void full coalesced access(float *A,float *B,float *C)
2 {
3
      unsigned int tid = blockDim.x*blockIdx.x+threadIdx.x;//Global thread id
4
      for(int i=0;i<100;i++)</pre>
5
6
          C[tid] = A[tid] + B[tid];//Vector addition
7
8 }
9
10
   global void non coalesced access(float *A,float *B,float *C,curandInitializer RNGs,unsigned int NP)
11 {
12
      unsigned int tid = blockDim.x*blockIdx.x+threadIdx.x;//Global thread id
13
14
      curandState t state;// State of the generator
15
      RNGs.load(state,tid);// Loading the state
16
      unsigned int index,i;
17
18
      for(i=0;i<100;i++)</pre>
19
      {
20
          index = curand(&state)/NP;// Generate a random number between 0 and size-1
21
          C[tid] = A[index] + B[index];//Vector addition
22
23 }
24
25 int main(int argc, char **argv)
26 {
      unsigned int data size = (4194304;)/Data size
27
      float *A host, *B host, *C host; // Host Arrays
28
      float *A COU *P COU *C COUL//Doutco Arrays
20
Exec. Time of 'full coalesced access' kernel = 0.00989446
Exec. Time of 'non coalesced access' kernel = 0.516703
Speed Up = 52.2214X
==1569== Profiling result:
==1569== Metric result:
Invocations
                                          Metric Name
                                                                            Metric Description
                                                                                                        Min
                                                                                                                    Max
                                                                                                                                Avg
Device "Tesla K40c (0)"
       Kernel: full coalesced access(float*, float*, float*)
                                                                                                                           26214400
                                                                       Global Load Transactions
                                                                                                               26214400
         1
                                     gld transactions
                                                                                                   26214400
                        gld transactions per request
                                                                                                   1.000000
                                                                                                               1.000000
                                                                                                                           1.000000
                                                           Global Load Transactions Per Request
       Kernel: non coalesced access(float*, float*, float*, curandInitializer, unsigned int)
                                                                       Global Load Transactions
                                                                                                              839546946
                                                                                                                          839546946
                                     gld transactions
                                                                                                 839546946
                        gld transactions per request
                                                           Global Load Transactions Per Request
                                                                                                  31.093373
                                                                                                              31.093373
                                                                                                                          31.093373
```

23.05.2022

Workshop - Programming on Accelerators

9

**EURO** 

### Ozcan Dulger, NCC Turkey







- A group consists of contiguous segments
- The number of segments in a group can be
  - between 1 and data\_size/32 (32 is the number of data in a segment)

Ref: Dülger, Ö., Oğuztüzün, H. & Demirekler, M. Memory Coalescing Implementation of Metropolis Resampling on Graphics Processing Unit. J Sign Process Syst 90, 433–447 (2018)


**Global Memory** 





23.05.2022

Workshop - Programming on Accelerators 11

```
1 global void semi coalesced access(float *A,float *B,float *C,curandInitializer RNGs1,curandInitializer RNGs2,unsigned int NPP group count,unsigned int NPP group size,unsigned int
 GS)
2 {
3
      int tid = blockDim.x*blockIdx.x+threadIdx.x;//Global thread id
4
5
      curandState t state1,state2;// States of the generators
6
      RNGs1.load(state1,<u>tid);// Loading the state of first generator</u>
7
     RNGs2.load(state2,tid);// Loading the state of second generator
8
     unsigned int GN = curand(&state2)/NPP group count;//Generate a random number between 0 and group_count-1 (Pick a random group)
9
10
      unsigned int index,i;
11
12
      for/(i=0;i<100;i++)</pre>
13
14
         index = (curand(\&statel)/NPP group size) + (GN*GS);//denerate a random number between 0 and group size-1 then shift the index (Pick a random data within the selected group)
15
         \C[tid] = A[index] + B[index];//Vector addition
16
      }
17 }
18
19 int main(int args, char **argv)
20 {
21
      unsigned int data size = 4194304;//Data size
22
      float *A host,*B host,*C host ;//Host Arrays
                                                                                                   The number of segments is 16 in a group
23
      float *A GPU,*B GPU,*C GPU;//Device Arrays
                                                                                                   So the memory operations of a warp will perform at most 16
24
25
      for(int counter = 0;counter < data size; counter++)</pre>
                                                                                                   transactions
26
27
          A host[counter] = counter+1;//Assigning numbers from 1 to size
28
          B host[counter] = counter+2;//Assigning numbers from 2 to size+1
29
30
31
      cudaMemcpy(A GPU,A host,sizeof(float)*data size,cudaMemcpyHostToDevice);
32
      cudaMemcpy(B GPU,B host,sizeof(float)*data size,cudaMemcpyHostToDevice);
33
34
      unsigned int NTB = 1024;//Number of threads in a block
35
      unsigned int NP data size = (unsigned long int)pow(2,32)/data size;// Number of partitions for 'data size'
36
      unsigned int segment size = 128;//Number of bytes of a segment
37
      unsigned int group size \in 16*(segment size/4);//Number of data in a group
38
      unsigned int group count at a size/group size;//Number of groups for 'data size'
39
      unsigned int NP group count = (unsigned long int)pow(2,32)/group count;// Number of partitions for 'group count'
40
      unsigned int NP group size = (unsigned long int)pow(2,32)/group size;// Number of partitions for 'group size
41
42
43
      dim3 threadsPerBlock(NTB);//Number of threads in a block
44
      dim3 numBlocks(data size/NTB);//Number of blocks in a grid
45
46
      full coalesced access<<<numBlocks,threadsPerBlock>>>(A GPU,B GPU,C GPU);//Launching 'full coalesced access' kernel
47
      non coalesced access<<<numBlocks,threadsPerBlock>>>(A GPU,B GPU,C GPU,RNGs,NP data size);//Launching 'non coalesced access' kernel
48
      cudaDeviceSynchronize();//Waits until the kernel completes its run
49 }
```

```
1 global void semi coalesced access(float *A,float *C,curandInitializer RNGs1,curandInitializer RNGs2,unsigned int NPP group count,unsigned int NPP group size,unsigned int
 GS)
2 {
3
     int tid = blockDim.x*blockIdx.x+threadIdx.x;//Global thread id
4
5
     curandState t state1,state2;// States of the generators
6
     RNGs1.load(state1,tid);// Loading the state of first generator
7
     RNGs2.load(state2,tid);// Loading the state of second generator
8
9
     unsigned int GN = curand(\&state2)/NPP group count;//Generate a random number between 0 and group count-1 (Pick a random group)
10
     unsigned int index,i;
11
12
     for(i=0;i<100;i++)</pre>
13
14
         index = (curand(&state1)/NPP group size) + (GN*GS);//Generate a random number between 0 and group size-1 then shift the index (Pick a random data within the selected group)
15
         C[tid] = A[index] + B[index];//Vector addition
16
17 }
18
19 int main(int argc, char **argv)
20 {
     unsigned int data size = 32768;//Data size
21
22
     float *A host, *B host, *C host ;//Host Arrays
      ALANT AN COLL AD COLL AC CONCLEMENT ON ADDR
Exec. Time of 'full coalesced access' kernel = 0.000113216
Exec. Time of 'semi coalesced access' kernel = 0.000788544
Speed Up = 6.96495X
Exec. Time of 'non coalesced access' kernel = 0.00168253
Speed Up = 14.8612X
==1748== Profiling result:
==1748== Metric result:
Invocations
                                            Metric Name
                                                                                  Metric Description
                                                                                                              Min
                                                                                                                                        Avg
                                                                                                                           Max
Device "Tesla K40c (0)"
         Kernel: full coalesced access(float*, float*, float*)
                                                                                                                                     204800
                                       gld transactions
                                                                           Global Load Transactions
                                                                                                           204800
                                                                                                                        204800
           1
                                                                                                         1.000000
                                                                                                                     1.000000/
                                                                                                                                  1.000000
                           gld transactions per request
                                                              Global Load Transactions Per Request
         Kernel: semi coalesced access(float*, float*, float*, curandInitializer, curandInitializer, unsigned int, unsigned int, unsigned int)
                                       gld transactions
                                                                           Global Load Transactions
                                                                                                          2870920
                                                                                                                       2870920
                                                                                                                                    2870920
                                                                                                                     13.414511
           1
                           gld transactions per request
                                                              Global Load Transactions Per Request
                                                                                                        13.414511
                                                                                                                                 13.414511
         Kernel: non coalesced access(float*, float*, float*, curandInitializer, unsigned int)
                                                                           Global Load Transactions
                                       gld transactions
                                                                                                          6461782
                                                                                                                       6461782
                                                                                                                                   6461782
           1
                           gld transactions per request
                                                               Global Load Transactions Per Request
                                                                                                        30.632689
                                                                                                                     30.632689
                                                                                                                                 30.632689
```

```
1 global void semi coalesced access(float *A,float *B,float *C,curandInitializer RNGs1,curandInitializer RNGs2,unsigned int NPP group count,unsigned int NPP group size,unsigned int
 GS)
2 {
3
     int tid = blockDim.x*blockIdx.x+threadIdx.x;//Global thread id
4
5
     curandState t state1,state2;// States of the generators
6
     RNGs1.load(state1,tid);// Loading the state of first generator
7
     RNGs2.load(state2,tid);// Loading the state of second generator
8
9
     unsigned int GN = curand(\delta tate2)/NPP group count;//Generate a random number between 0 and group count-1 (Pick a random group)
10
     unsigned int index,i;
11
12
     for(i=0;i<100;i++)
13
         index = (curand(&state1)/NPP group size) + (GN*GS);//Generate a random number between 0 and group size-1 then shift the index (Pick a random data within the selected group)
14
15
         C[tid] = A[index] + B[index];//Vector addition
16
17 }
18
19 int main(int argc, char **argv)
20 {
21
     unsigned int data_size \= 4194304; //Data size
22
     float *A host, *B host, *C host ... Host Arrays
     flast *A COU *P COU *C COU. / Doutco Arrouc
22
Exec. Time of 'full coalesced access' kernel = 0.00996032
Exec. Time of 'semi coalesced access' kernel = 0.221406
Speed Up = 22.2288X
Exec. Time of 'non coalesced access' kernel = 0.516618
Speed Up = 51.8676X
==2090== Profiling result:
==2090== Metric result:
                                            Metric Name
                                                                                 Metric Description
                                                                                                                                         Avg
Invocations
                                                                                                               Min
                                                                                                                           Max
Device "Tesla K40c (0)"
       Kernel: full coalesced access(float*, float*, float*)
                                                                           Global Load Transactions
                                                                                                                                   26214400
                                       gld transactions
                                                                                                         26214400
                                                                                                                      26214400
         1
                                                                                                                                   1.000000
                          gld transactions per request
                                                              Global Load Transactions Per Request
                                                                                                         1.000000
                                                                                                                      1.000000
       Kernel: semi coalesced access(float*, float*, float*, curandInitializer, curandInitializer, unsigned
                                                                                                                    int, unsigned int, unsigned int)
                                       gld transactions
                                                                                                        367412642
                                                                           Global Load Transactions
                                                                                                                     367412642
                                                                                                                                  367412642
         1
         1
                          gld transactions per request
                                                              Global Load Transactions Per Request
                                                                                                        13.412134
                                                                                                                     13.412134
                                                                                                                                  13.412134
       Kernel: non coalesced access(float*, float*, float*, curandInitializer, unsigned int)
                                       gld transactions
                                                                           Global Load Transactions
                                                                                                        839548386
                                                                                                                     839548386
                                                                                                                                  839548386
         1
                                                              Global Load Transactions Per Request
                                                                                                        31.093427
                                                                                                                     31.093427
                                                                                                                                  31.093427
         1
                          gld transactions per request
```

14

Ozcan Dulger, NCC Turkey



### Occupancy

- is the ratio of active warps to the maximum number of resident warps supported on a multiprocessor
- is related with resource limitations of the SMX. These limitations are:
  - Maximum number of threads per multiprocessor (2048)
  - Maximum number of threads per block (1024)
  - Maximum number of blocks per multiprocessor (16)
  - Shared memory and registers
    - --ptxas-options=-v gives us the shared memory and register usage
- The main target is to find the optimum number of threads in a block in order to achieve maximum occupancy

Ozcan Dulger, NCC Turkey



### Occupancy

- Set the block size as 64:
  - At most 16x64 (1024) threads can be active in a SMX
  - %50 theoretical occupancy
- Set the block size as 128:
  - At most 16x128 (2048) threads can be active in a SMX
  - %100 theoretical occupancy
- Set the block size as 1024:
  - At most 2x1024 (2048) threads can be active in a SMX
  - %100 theoretical occupancy

```
global void vector add(float *A,float *B,float *C)
1
2 {
      int tid = blockDim.x*blockIdx.x+threadIdx.x;//Global thread id
3
      for(int i=0;i<1000000;i++)</pre>
4
5
6
          if((tid/32) \% 4 == 0)
              C[tid] = A[tid] + B[tid];//Vector addition
7
                                                                                    We set the number of iterations as 1000000 so that 'if-elseif'
                                                                                                                                                               EURC
8
          else if( (tid/32) % 4 == 1)
              C[tid] = A[tid] - B[tid];//Vector subtraction
9
                                                                                    structure dominates the execution time
10
          else if( (tid/32) % 4 == 2)
                                                                                    No warp divergence is occurred
              C[tid] = A[tid] * B[tid];//Vector multiplication
11
12
                                                                                    We use cudaEventRecord in order to measure the kernel execution
          else if( (tid/32) % 4 == 3)
              C[tid] = A[tid] / B[tid];//Vector division
13
                                                                                    times
14
15 }
16
17 int main(int argc, char **argv)
18 {
19
      int data size;//Data size
20
21
      float *A host,*B host,*C host;//Host Arrays
22
      float *A GPU,*B GPU,*C GPU;//Device Arrays
23
      int NTB;//Number of threads per block
24
     if(data size <= 1024)/Scenario 1 - Set NTB to data size until 2^
25
                                                                                   In scenario 1, we set the number of threads to data size until
          NTB = data size;
26
27
                                                                                   data size becomes 2048
      else
28
          NTB = 1024:
      dim3 threadsPerBlockS1(NTB);//Number of threads in a block
29
      dim3 numBlocksS1(data size/NTB);//Number of blocks in a grid
30
31
      vector add<<<numBlocksS1,threadsPerBlockS1>>>(A GPU,B GPU,C GPU);
32
33
      if(data size <= 512)//Scenario 2 - Increase NTB to its double</pre>
34
35
          NTB = 32;
      else if(data size == 1024)
          NTB = 64:
                                                                                    In scenario 2, we set the number of threads to 32 until data size
      else if(data size == 2048)
                                                                                    becomes 1024. Then we double the number of threads until data size
          NTB = 128:
                                                                                    becomes 32768
      else if(data size == 4096)
          NTB = 256;
42
      else if(data size == 8192)
43
          NTB = 512:
44
      else
45
          NTB = 1024;
      dim3 threadsPerBtockS2(NTB);//Number of threads in a block
46
47
      dim3 numBlocksS2(data size/NTB);//Number of blocks in a grid
48
49
      vector add<<<numBlocksS2,threadsPerBlockS2>>>(A GPU,B GPU,C GPU);
                                                                                                                                17
50
```

51 }

### Ozcan Dulger, NCC Turkey



		Scenario 1	L	Scenario 2				
data_size	# of throads	# of blocks	T. Occurs	# of throads	# of blocks	TOrour		
	# Of threads	# UI DIUCKS	i. Occup.	# Of threads	# UI DIUCKS	i. Occup.		
32	32	1	%25	32	1	%25		
64	64	1	%50	32	2	%25		
128	128	1	%100	32	4	%25		
256	256	1	%100	32	8	%25		
512	512	1	%100	32	16	%25		
1024	1024	1	%100	64	16	%50		
2048	1024	2	%100	128	16	%100		
4096	1024	4	%100	256	16	%100		
8192	1024	8	%100	512	16	%100		
16384	1024	16	%100	1024	16	%100		
32768	1024	32	%100	1024	32	%100		
65536	1024	64	%100	1024	64	%100		

### Occupancy

• In the first scenario, we try to increase the theoretical occupancy

• In the second scenario, we try to distribute the blocks to the SMs evenly in order to utilize the SMs efficiently

Ozcan Dulger, NCC Turkey



### SM Efficiency

- sm\_efficiency metric: The percentage of time at least one warp is active on a multiprocessor averaged over all multiprocessors on the GPU
  - First, the ratios of the running time of each SM to the total running time of the GPU is calculated. Then, the average of these ratios is the result of the metric
- achieved\_occupancy metric: The ratio of the average active warps per active cycle to the maximum number of warps supported on a multiprocessor
  - achieved\_occupancy can not exceed the theoretical occupancy

Data	<b>S1</b>	<b>S2</b>	<b>S1</b>	<b>S2</b>	<b>S1</b>	<b>S2</b>	<b>S1</b>	<b>S2</b>	<b>S1</b>	<b>S2</b>	<b>S1</b>	<b>S2</b>
Size	# of threads		# of blocks		SM Efficiency		T. Occup.		Achieved Occ.		Exec. Time	
32	<mark>32</mark>	<mark>32</mark>	1	<mark>1</mark>	<mark>6.54%</mark>	<mark>6.55%</mark>	<mark>25%</mark>	<mark>25%</mark>	<mark>1.5%</mark>	<mark>1.5%</mark>	<mark>0.35</mark>	<mark>0.35</mark>
64	64	32	1	2	6.54%	<mark>12.46%</mark>	<mark>50%</mark>	25%	<mark>2.9%</mark>	1.5%	0.41	0.41
128	128	32	1	4	6.54%	18.83%	<mark>100%</mark>	25%	<mark>4.3%</mark>	1.5%	0.69	0.69
256	256	32	1	8	6.54%	37.17%	<mark>100%</mark>	25%	<mark>8.8%</mark>	1.5%	0.70	<mark>0.69</mark>
512	512	32	1	16	6.54%	68.48%	<b>100%</b>	25%	<mark>17%</mark>	1.6%	0.71	<mark>0.69</mark>
1024	1024	64	1	16	6.54%	78.32%	<mark>100%</mark>	50%	<mark>35%</mark>	2.8%	0.74	0.70
2048	1024	128	2	16	13.15%	<mark>96.32%</mark>	100%	100%	<mark>35%</mark>	4.7%	0.75	<mark>0.70</mark>
4096	1024	256	4	16	26.26%	<mark>95.91%</mark>	100%	100%	<mark>35%</mark>	9.4%	0.75	0.72
8192	1024	512	8	16	52.41%	95.10%	100%	100%	<mark>35%</mark>	18%	0.75	<mark>0.74</mark>
16384	<mark>1024</mark>	<mark>1024</mark>	<mark>16</mark>	<mark>16</mark>	<mark>83.29%</mark>	<mark>83.28%</mark>	<mark>100%</mark>	<mark>100%</mark>	<mark>39%</mark>	<mark>39%</mark>	<mark>0.91</mark>	<mark>0.91</mark>
32768	<mark>1024</mark>	<mark>1024</mark>	<mark>32</mark>	<mark>32</mark>	<mark>62.07%</mark>	<mark>62.11%</mark>	<mark>100%</mark>	<mark>100%</mark>	<mark>72%</mark>	<mark>72%</mark>	<mark>1.6</mark>	<mark>1.6</mark>
65536	<mark>1024</mark>	<mark>1024</mark>	<mark>64</mark>	<mark>64</mark>	<mark>72.80%</mark>	<mark>72.80%</mark>	<mark>100%</mark>	<mark>100%</mark>	<mark>77%</mark>	<mark>75%</mark>	<mark>2.49</mark>	<mark>2.49</mark>



- Values with green background mean the scenario is better than the other scenario for the corresponding metric
- Values with yellow background mean both scenarios have the same values of parameters. Hence the values of the
  outputs are almost same
- Having better theoretical and achieved occupancy does not always mean better execution time performance
  - In this example, SM efficiency is more effective on the execution time of the kernel
  - Although S1 has better occupancy, the execution times of S2 are better than those in S1 in some of the cases

Ozcan Dulger, NCC Turkey



### **Causes of Low Achieved Occupancy**

- 1. Unbalanced workload within blocks
  - the warps in a block have unbalanced workload
- 2. Unbalanced workload across blocks
  - the blocks in a grid have unbalanced workload
- 3. Too few blocks launched
  - running few blocks in an SM than the maximum active blocks per SM
- 4. Partial last wave
  - maximum number of warps that can be active at once in an SM
- <u>https://docs.nvidia.com/gameworks/content/developertools/desktop/analysis/report/cud</u> <u>aexperiments/kernellevel/achievedoccupancy.htm</u>

Ozcan Dulger, NCC Turkey



### Warp Divergence

- Some of the structures such as 'If-Else' structure are considered as a single instruction for a warp
- A warp completes 'If-Else' instruction when all the threads in the warp complete 'If-Else' instruction
- If the threads in a warp execute the different paths of 'If-Else' structure, executing these paths becomes serial
- if(tid %2 == 0)//tid is global thread id

.....

.....

- First the threads with even thread id in a warp execute 'if' path, and the remaining threads wait
- Then the threads with odd thread id in a warp execute the 'else' path, and the remaining threads wait

else

Ozcan Dulger, NCC Turkey



### Warp Divergence

- It is important that all the threads in a warp execute the same path of 'if-Else' structure
- This can be ensured by using warp id in the condition of the structure
- if( (tid/32) %2 == 0)//tid is the global thread id

. . . . . . . . . . . . . . .

. . . . . . . . . . . . . . .

else

- The threads whose warp id is even execute the 'if' path
- The threads whose warp id is odd execute the 'else' path
- So executing the paths does not become serial

```
global void warp no divergence(float *A, float *B, float *C)//No branching for the warps in 'if-elseif' structure
2 {
3
      unsigned int tid = blockDim.x*blockIdx.x+threadIdx.x;//Global thread id
4
5
      for(unsigned int i=0;i<100;i++)</pre>
6
7
          if( (tid/32) % 4 == 0)
8
              C[tid] = A[tid] + B[tid];//Vector addition
                                                                                                                                                               EURC
9
          else if( (tid/32) % 4 == 1)
              C[tid] = A[tid] - B[tid];//Vector subtraction
10
                                                                                        Distribute the paths according to warp id
11
          else if( (tid/32) % 4 == 2)
                                                                                        First warp executes addition, second warp executes
12
              C[tid] = A[tid] * B[tid];//Vector multiplication
                                                                                        subtraction and so on
13
          else if( (tid/32) % 4 == 3)
              C[tid] = A[tid] / B[tid];//Vector division
14
15
16 }
17
   global void warp divergence(float *A,float *B,float *C)//Four different paths for the warps in 'if-elseif' structure
18
19 {
      unsigned int tid = blockDim.x*blockIdx.x+threadIdx.x://Global thread id
20
21
22
      for(unsigned int i=0;i<100;i++)</pre>
23
24
          if(tid \% 4 == 0)
                                                                                     Distribute the paths according to global thread id
25
              C[tid] = A[tid] + B[tid];//Vector addition
26
          else if( tid % 4 == 1)
                                                                                     First thread executes addition, second thread executes
27
              C[tid] = A[tid] - B[tid];//Vector subtraction
                                                                                     subtraction and so on
28
          else if ( tid % 4 == 2)
              C[tid] = A[tid] * B[tid];//Vector multiplication
29
30
          else if ( tid % 4 == 3)
31
              C[tid] = A[tid] / B[tid];//Vector division
32
33 }
34

    Sufficiently number of paths (4)

35 int main(int argc, char **argv)
                                                                                 • Sufficiently number of repetitions of the instruction (100)
36 {
37
      unsigned int data size = 4194304;//Data size

    Memory operations are coalesced, so the divergence dominates

38
      float *A host,*B host,*C host ;//Host Arrays
                                                                                    the execution time
39
      float *A GPU,*B GPU,*C GPU;//Device Arrays

    We use cudaEventRecord in order to measure the kernel

40
41
      cudaMemcpy(A GPU, A host, sizeof(float)*data size, cudaMemcpyHostToDevice);
                                                                                    execution times
      cudaMemcpy(B GPU,B host,sizeof(float)*data size,cudaMemcpyHostToDevice);
42
43
      unsigned int NTB = 1024;//Number of threads in a block
44
45
      dim3 threadsPerBlock(NTB);//Number of threads in a block
      dim3 numBlocks(data size/NTB);//Number of blocks in a grid
46
47
     warp no divergence<<<numBlocks,threadsPerBlock>>>(A GPU, B GPU, C GPU);//Launching 'warp no divergence' kernel
48
      warp divergence<<<numBlocks,threadsPerBlock>>>(A GPU,B GPU,C GPU);//Launching 'warp divergence' kernel
49
                                                                                                                                  24
50
      cudaDeviceSynchronize();//Waits until vector add kernel completes its run
51 }
```

```
_global__ void warp_no_divergence(float *A,float *B,float *C)//No branching for the warps in 'if-elseif' structure
2 {
3
      unsigned int tid = blockDim.x*blockIdx.x+threadIdx.x;//Global thread id
4
5
      for(unsigned int i=0;i<100;i++)</pre>
6
7
          if( (tid/32) % 4 == 0)
8
              C[tid] = A[tid] + B[tid];//Vector addition
                                                                                                                                                                     EURC
9
          else if( (tid/32) % 4 == 1)
10
              C[tid] = A[tid] - B[tid];//Vector subtraction
11
          else if( (tid/32) % 4 == 2)
12
              C[tid] = A[tid] * B[tid];//Vector multiplication
13
          else if( (tid/32) % 4 == 3)
14
              C[tid] = A[tid] / B[tid];//Vector division
15
16 }
17
  global void warp divergence(float *A, float *B, float *C)//Four different paths for the warps in 'if-elseif' structure
18
19 {
20
     unsigned int tid = blockDim.x*blockIdx.x+threadIdx.x;//Global thread id
21
22
      for(unsigned int i=0;i<100;i++)</pre>
23
     {
          if( tid % 4 == 0)
25
              C[tid] = A[tid] + B[tid];//Vector addition
26
          else if ( tid % 4 == 1)
                                                                            Exec. Time of 'warp_no_divergence' kernel = 0.0124316
27
              C[tid] = A[tid] - B[tid];//Vector subtraction
                                                                            Exec. Time of 'warp_divergence' kernel = 0.0385476
          else if ( tid % 4 == 2)
28
29
              C[tid] = A[tid] * B[tid];//Vector multiplication
                                                                            Speed Up = 3.10078X
30
          else if ( tid % 4 == 3)
31
              C[tid] = A[tid] / B[tid];//Vector division
32
33 }
                                                     ==23306== Profiling result:
                                                     ==23306== Metric result:
35 int main(int argc, char **argv)
                                                     Invocations
                                                                                                                                Metric Description
                                                                                             Metric Name
                                                                                                                                                          Min
36 {
                                                                                                                                                                      Max
                                                                                                                                                                                  Ava
     unsigned int data size = 4194304; //Data size
                                                    Device "Tesla K40c (0)"
37
      float *A host, *B host, *C host ://Host Arrays
                                                            Kernel: warp_divergence(float*, float*, float*)
38
                                                                                                                         Warp Execution Efficiency
      flast *A COU *P COU *C COU. //Douteo Arraye
                                                                                warp_execution_efficiency
                                                                                                                                                       34.80%
                                                                                                                                                                   34.80%
                                                                                                                                                                               34.80%
                                                              1
                                                            Kernel: warp_no_divergence(float*, float*, float*)
                                                                                warp execution efficiency
                                                                                                                         Warp Execution Efficiency
                                                                                                                                                       100.00%
                                                                                                                                                                  100.00%
                                                                                                                                                                              100.00%
```

#### **Metric:**

warp\_execution\_efficiency: Ratio of the average active threads per warp to the maximum number of threads per warp supported on a multiprocessor expressed as percentage

Ozcan Dulger, NCC Turkey



### References

- <u>https://www.nvidia.com/content/dam/en-zz/Solutions/Data-Center/tesla-product-literature/NVIDIA-Kepler-GK110-GK210-Architecture-Whitepaper.pdf</u>
- <u>https://docs.nvidia.com/cuda/pdf/CURAND\_Library.pdf</u>
- <u>https://docs.nvidia.com/cuda/cuda-runtime-api/group\_CUDART\_EVENT.html</u>
- <u>https://docs.nvidia.com/cuda/profiler-users-guide</u>
- Dülger, Ö., Oğuztüzün, H. & Demirekler, M. Memory Coalescing Implementation of Metropolis Resampling on Graphics Processing Unit. J Sign Process Syst 90, 433–447 (2018) <u>https://rdcu.be/cLz8N</u>
- <u>https://docs.nvidia.com/cuda/cuda-occupancy-calculator/index.html</u>
- <u>https://docs.nvidia.com/gameworks/content/developertools/desktop/analysis/report/cudaexperiments/kernellevel/achievedoccupancy.htm</u>



## Thanks!





This project has received funding from the European High-Performance Computing Joint Undertaking (JU) under grant agreement No 951732. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Germany, Bulgaria, Austria, Croatia, Cyprus, Czech Republic, Denmark, Estonia, Finland, Greece, Hungary, Ireland, Italy, Lithuania, Latvia, Poland, Portugal, Romania, Slovenia, Spain, Sweden, United Kingdom, France, Netherlands, Belgium, Luxembourg, Slovakia, Norway, Switzerland, Turkey, Republic of North Macedonia, Iceland, Montenegro

# Multi-GPU and multi-stream programming

**Programming on Accelerators** 

EuroCC / Castiel WP2 workshop

May 23th, 2022

Luca Ferraro (I.ferraro@cineca.it) HPC Department - CINECA EuroCC Italy



- Brief Recup of GPGPU Programming Model
- Synchronous and Asynchronous Operations
- Streams
- Concurrent Execution
- Managing multi-devices
- inter GPU communications





### **GPGPU Programming Model**

Optimized for low-latency accesses to cached data sets
Control logic for out-of-order and speculative execution
Best for serial or event driven Optimized for data-parallel, throughput computation
can handle thousands of threads efficiently
Best for data-parallel tasks





### **GPGPU Programming Model**

- General Purpose GPU Programming relates to use of GPU computational power to solve problems other than graphics
- CPU and GPU are separate devices with separate memory space addresses
- GPU is seen as an auxilirary coprocessor equiped with thousands of cores and a high bandwidth memory
- They should work togheter for best benefit and performances



CPU





### **GPGPU Programming Model**

- serial parts of a program, or those with low level of parallelism, keep running on the CPU (host)
- <u>computational-intensive</u> data-parallel regions are executed on the GPU (device)
- required data is moved on GPU memory and back to HOST memory





### Data movement

- data must be moved from HOST to DEVICE memory in order to be processed on the GPU
- when data is processed, and no more needed on the GPU, it is transferred back to HOST



### The data movement bottleneck

- Data movement is often the bottleneck of many GPU porting activities or applications
  - many unexperienced GPU developer don't keep the data transfer problem seriously enough or simply ignore it
    - some GPU paradigms/solution "hides" or automate transfers, but the driver or the compiler could make wrong choices
  - the bus transfer can be quite slow with respect to the GPU throughput capacity
    - PCIe v3 provides 12-14GB/s average transfer rate
  - sometimes data transfer can take more than the GPU computation if the problem is too "easy"
    - that's way we stressed that GPU are best suited for <u>computational intensive</u> problems, not just "parallel"
    - for example:
      - a vector add is not suited for GPU (order N)
      - matrix matrix multiplication is a good candidate for GPU (order N<sup>3</sup>)



Synchronous and Asynchronous Operations



### **Blocking and Non-blocking Functions**

- CUDA runtime functions can be divided in two categories:
- blocking (synchronous): returns control to *host* thread after execution is completed on *device*
  - all memory transfer > 64KB
  - all memory allocation on *device*
  - allocation of page locked memory on host

- Non-blocking (asynchronous): returns control to *host* immediatelly, while its execution proceeds on *device*
  - all kernel launches are asynchronous
  - all memory transfers < 64KB
  - memory initialization on *device* (cudaMemset)
  - memory copies from *device* to *device*
  - explicit asynchronous memory transfers
- CUDA API provides asynchronous versions of their counterpart synchronous functions



### **Concurrent and Asynchronous Execution**

- Asynchronous functions allow to perform concurrent execution:
- 1. Overlap computation on host and on device
- 2. execution of more than on kernel on the same *device*
- 3. data transfers between *host* and *device* while executing a kernel
- 4. data transfers from *host* to *device*, while transfering data from *device* to *host*



### **Example of Devie/Host Concurrent Execution**

```
kernel <<<threads, Blocks>>> (a, b, c) // asynchronous / non-blocking call
```

```
// execute some work on CPU while GPU keeps on computing
CPU_Function()
```

// blocks CPU until GPU has finished its work
cudaDeviceSynchronize()

// CPU can use data resulting from the GPU computation
CPU\_uses\_the\_GPU\_kernel\_results()

Since CUDA kernel invocation is an asynchronous operation, CPU can proceed and evalutate the CPU\_Function() while the GPU is involved in kernel execution (*concurrent execution*).

Before using the results from you CUDA kernel, some form of synchronization between *host* and *device* is required.





### **CUDA Streams**

- GPU operations are implementated in CUDA using execution queues, called streams
- any operation pushed in a stream will be executed only after all other operations in the same stream are completed
  - FIFO queue behaviour
- operations assigned to different streams can be executed in any order with respect to each other
- The CUDA runtime provides a default stream (stream 0) which will be the default queue of all operation if not explicitly declared otherwise



### **CUDA Streams**

- All operations assigned to the default stream will be executed only after all preceeding operations already assigned to other streams are completed
- Any further operation assigned to other stream different from the default will begin only after all operations on the default stream are completed
- operations assigned to the default stream act as implicit synchronization barriers among other streams
- remeber: operations assigned to different streams can be executed with any precedence with respect other streams



### **Kernel Concurrent Execution**

overlapped

also with host !

cudaStream t stream1, stream2;

```
cudaStreamCreate(stream1);
cudaStreamCreate(stream2);
```

// concurrent launch of the same kernel on different data
Kernel\_1<<<blocks, threads, shmem\_size, stream1>>>(inp\_1, out\_1); potentially
Kernel\_1<<<blocks, threads, shmem\_size, stream2>>>(inp\_2, out\_2); overlapped!

// concurrent launch of different kernels
Kernel\_1<<<blocks, threads, shmem\_size, stream1>>>(inp, out\_1); potentially
Kernel\_2<<<blocks, threads, shmem\_size, stream2>>>(inp, out\_2); overlapped!
some\_other\_host\_operation();

```
cudaStreamDestroy(stream1);
cudaStreamDestroy(stream2);
```



### Synchronization

### Explicit Synchronizations :

- cudaDeviceSynchronize()
  - Blocks host code until all operations on the device are completed
- cudaStreamSynchronize(stream)
  - Blocks host code until all operations on a stream are completed
- cudaStreamWaitEvent(stream, event)
  - Blocks all operations assigned to a stream until event is reached

### Implicit Synchronizations :

- All operations assigned to the default stream
- All page-locked memory allocations
- All memory allocations on device
- All settings operation on device



Asynchronous Data Transfers



### Asynchronous Data Transfers

- host memory must be of page-locked type (a.k.a pinned) in order to perform asynchronous data transfers between host and device
- CUDA runtime provides the following functions to handle page-locked memory:
  - cudaMallocHost() allocate page-locked memory on host
  - cudaFreeHost() free page-locked allocated memory
  - cudaHostRegister() turn host allocated memory into page-locked
  - cudaHostUnregister() turn page-locked memory into ordinary memory
- the cudaMemcpyAsync() function explicitly performs asynchronous data transfers between host and device memory
- data transfer operations should be queued into a stream different from the default one in order to be asynchronous
- Using page-locked memory allows data transfers between *host* and *device* memory with higher bandwidth performances



### Asynchronous Data Transfers

// pseudo-code to illustrate CUDA asynchronous data transfers

```
cudaStreamCreate(stream_a)
cudaStreamCreate(stream_b)
```

cudaMallocHost(h\_buffer\_a, buffer\_a\_size)
cudaMallocHost(h\_buffer\_b, buffer\_b\_size)

```
cudaMalloc(d_buffer_a, buffer_a_size)
cudaMalloc(d_buffer_b, buffer_b_size)
```

// asynchronous and concurrent data transfers H2D and D2H cudaMemcpyAsync(d\_buffer\_a, h\_buffer\_a, buffer\_a\_size, cudaMemcpyHostToDevice, stream\_a) cudaMemcpyAsync(h\_buffer\_b, d\_buffer\_b, buffer\_b\_size, cudaMemcpyDeviceToHost, stream\_b)

```
cudaStreamDestroy(stream_a)
cudaStreamDestroy(stream_b)
```

```
cudaFreeHost(h_buffer_a)
cudaFreeHost(h_buffer_b)
```


# Using Streams for Pipelining (Chunking)

imagine you have a set of data you have to transform with a kernel:

• copy data to device, launch kernel, copy results bacj to host

cudaMemcpy(H2D)	kernel<<<>>>	cudaMemcpy(D2H)
-----------------	--------------	-----------------

since we are dealing with parallel transformations we can split our data into chunks:final result is independent on the order in which trasnformation is applied to data

```
H2D H2D H2D H2D K1 K2 K3 K4 D2H D2H D2H D2H
```

now, let's arrange chunks into a set smaller package of computation, each on a different chunk:

	V1	ррц		<b>V</b> 2			<b>V</b> 2	рры		KA.	ррц
1120	KT.	DZIT	TIZD	ΝZ	DZII	1120	K5	DZIT	TIZD	κ4	DZIT

we can distribute these packages on different streams and perfom pipelined transformation:



#### Asynchronous Data Transfers

```
cudaStream_t stream[4];
for (int i=0; i<4; ++i) cudaStreamCreate(&stream[i]);</pre>
```

```
float* hPtr; cudaMallocHost((void**)&hPtr, 4 * size);
```

```
for (int i=0; i<4; ++i) {
    cudaMemcpyAsync(d_inp + i*size, hPtr + i*size,
        size, cudaMemcpyHostToDevice, stream[i]);</pre>
```

```
MyKernel<<<100, 512, 0, stream[i]>>>(d out+i*size, d inp+i*size, size);
```

```
cudaMemcpyAsync(hPtr + i*size, d_out + i*size,
```

size, cudaMemcpyDeviceToHost, stream[i]);

#### **Sequential Version**



#### Asynchronous Versions





#### Concurrency

- Concurrency: when two or more CUDA operations proceed at the same time
  - from Kepler and higher nvidia GPU models: up to 32 way concurrency
  - 2 data transfers host/device (duplex)
  - concurrency with host operations





21



#### **Device** Management

CUDA runtime allows to control all GPU device available on a computing node:

- get information on available CUDA enabled devices
- get specifications of each device (capability, memory sizes, SM units, etc)
- select a device and enqueue CUDA operations on that device
- manage synchronization among streams running on available devices

```
cudaDeviceCount(&number_of_gpus);
for (int gpuid = 0; gpuid < number_of_gpus; gpuid++) {
   cudaSetDevice(gpuid);
   kernel <<<threads, Blocks>>> (a, b, c);
   // kernel launch is not blocking, so no need to use non-default streams here
}
for (int gpuid = 0; gpuid < number_of_gpus; gpuid++) {
   cudaSetDevice(gpuid);
   cudaDeviceSynchronize();
```



# Device Chunking

Multi-GPU programming can be used to speedup computation by chunking:

- distribute num\_entries of data to be processed by a kernel on available GPUs
- handle starting index and reminder properly
- allocate required data for each device ...

```
cudaGetDeviceCount(&number_of_gpus);
```

```
float *data_gpu[number_of_gpus]; // use different buffers on each GPU
size_t lower[number_of_gpus], upper[number_of_gpus], width[number_of_gpus];
cudaStream_t gpu_streams[number_of_gpus]; // create non default streams on each GPU
```

```
for (int gpuid = 0; gpuid < number_of_gpus; gpuid++) {
    cudaSetDevice(gpuid); cudaStreamCreate(&gpu_streams[gpuid]);</pre>
```

```
lower[gpuid] = chunk_size * gpuid;
upper[gpuid] = min(lower[gpuid] + chunk_size, num_entries); // handle reminder
width[gpuid] = upper[gpuid] - lower[gpuid];
```

```
cudaMalloc(&data_gpu[gpu], sizeof(float) * width[gpuid]);
```



# Device Chunking

- copy host data to local GPU device buffers
- launch required kernel on each device
- copy back data on host buffer
- remember: use asynchronous operations not to block host loop

```
for (int gpuid = 0; gpuid < number_of_gpus; gpuid++) {
    cudaSetDevice(gpuid);</pre>
```

kernel <<<grid, block, shmem, gpu\_stream[gpuid]>>> (&data\_gpu[gpu], width[gpuid]);



# Device Communication (single-node)

- A device can directly transfer or access data to/from another device
  - This kind of direct transfer is called Peer to Peer (P2P)
- P2P transfers are more efficient and do not require buffers on host for inter-GPU exchanges
  - Direct access avoid host memory copy





### Device Communication (single-node)

- P2P should be activated between two GPUs
- P2P communication availability should be queried
  - Dual-IOH systems prevent PCIe P2P across the IOH chips
  - QPI link between the IOH chips isn't compatible with PCIe P2P
  - if P2P is not available, a fall-back to D2H->H2D is automatically handled

// pseudo code to enable P2P communications between gpuA and gpuB  $% \mathcal{A}$ 

```
gpuA=0, gpuB=1
cudaSetDevice(gpuA)
cudaDeviceCanAccessPeer(answer, gpuA, gpuB)
If answer is true:
    cudaDeviceEnablePeerAccess(gpuB, 0)
    // gpuA performs copy from gpuA to gpuB
    cudaMemcpyPeer(buffer_B, gpuB, buffer_A, gpuA, buffer_size)
    // gpuA performs copy from gpuB to gpuA
    cudaMemcpyPeer(buffer_A, gpuA, buffer_B, gpuB, buffer_size)
```



# Device Communication (multi-node)

CUDA API allows to handle GPUs belonging to a single node only

- if you need to use GPUs belonging to multiple node you have to rely on other multi-precesses programming paradigms such as MPI, PGAS, etc
- there are CUDA-aware MPI implementations which allow to refer device buffers pointers as source/destination of communications (RDMA)
- other approaches are available (i.e: nvshmem) but no time to fit in this lecture

```
// common HALO EXCHANGE pattern between GPUs with traditional MPI
cudaMemcpyAsync( ..., stream_halo[i] ); // D2H transfer
cudaStreamSynchronize( stream_halo[i] ); // be sure data is on host buffer
MPI_Sendrecv( ... ); // perform communication (blocking)
cudaMemcpyAsync( ..., stream_halo[i] ); // H2D transfer
// repeat this for each halo side
```

```
// HALO EXCHANGE pattern with CUDA-aware
MPI_Sendrecv( field_d[left_border], ..., field_d[right_halo], ...) // send left, receive right
MPI_Sendrecv( field_d[right_border], ..., field_d[left_halo], ...) // send right, receive left
```



# Wrapping Up





... and that's all folks !!!

#### Thank you for your attention and happy programming!



This project has received funding from the European High-Performance Computing Joint Undertaking (JU) under grant agreement No 951732. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Germany, Bulgaria, Austria, Croatia, Cyprus, Czech Republic, Denmark, Estonia, Finland, Greece, Hungary, Ireland, Italy, Lithuania, Latvia, Poland, Portugal, Romania, Slovenia, Spain, Sweden, United Kingdom, France, Netherlands, Belgium, Luxembourg, Slovakia, Norway, Switzerland, Turkey, Republic of North Macedonia, Iceland, Montenegro



#### References

- on-line CUDA Programming Guide
- https://developer.nvidia.com/blog
- CUDA Streams Best Practice and Common Pitfalls GTC talk by Justin Luitjens - NVIDIA
- Multi-GPU Programming Models GTC November 2021 by Jiri Kraus - NVIDIA

CINECA organizes courses and schools on many HPC subjects: have a look at https://eventi.cineca.it/en/hpc for an updated list

For further questions or interest in collaboration, please send me an email at l.ferraro@cineca.it



# **Rights & Credits**

- These slides are CINECA 2022 and are released under the Attribution-NonCommercial-NoDerivs (CC BY-NC-ND) Creative Commons license, version 3.0.
- Uses not allowed by the above license need explicit, written permission from the copyright owner. For more information see:
- http://creativecommons.org/licenses/by-nc-nd/3.0/

Slides and examples were authored by:

Luca Ferraro, Sergio Orlandini

